

CLAIMS

We claim:

1. A data strobe circuit, comprising:

a first logic unit capable of generating a pull up control signal responsive to first and
5 second clock signals;

a second logic unit capable of generating a pull down signal responsive to the first and
second clock signals; and

a data strobe buffer capable of generating a data strobe signal responsive to the pull
up and pull down control signals, the data strobe signal including a preamble;

10 where the first logic unit is capable of generating the preamble responsive to a first
pulse of the first clock signal; and

where the data strobe signal is in a high impedance state responsive to a last pulse of
the first clock signal.

15 2. The data strobe circuit of claim 1

where the data strobe signal is in a first logic level responsive to the pull up and pull
down control signals that are, in turn, responsive to pulses other than the first and last pulse
of the first clock signal; and

where the data strobe signal is in a second logic level responsive to the pull up and
20 pull down control signals that are, in turn, responsive to the second clock signal.

3. The data strobe circuit of claim 1 where the second clock signal is $\frac{1}{2}$ cycle out
of phase from the first clock signal.

25 4. The data strobe circuit of claim 1

where the first logic unit is capable of receiving an even data control signal responsive
to a read command; and

where the second logic unit is capable of receiving an odd data control signal
responsive to the read command.

30 5. The data strobe circuit of claim 1 where the first logic unit includes:

a first logic gate capable of generating a first output signal by logically manipulating
an even data control signal and a logic high signal;

a second logic gate capable of generating a second output signal by inverting the first output;

a first transmission gate capable of providing the second output signal to a first output node responsive to the first clock signal; and

5 a second transmission gate capable of providing a logic low signal to the first output node responsive to the second clock signal.

6. The data strobe circuit of claim 5 where the second logic unit includes:

10 a third logic gate capable of generating a third output signal by inverting the even data control signal;

a fourth logic gate capable of generating a fourth output signal by logically manipulating the preamble and the third output signal;

a third transmission gate capable of providing the fourth output signal to a second output node responsive to the first clock signal;

15 a fifth logic gate capable of generating a sixth output signal by inverting an odd data control signal; and

a fourth transmission gate capable of providing the sixth output signal to the second output node responsive to the second clock signal.

20 7. The data strobe circuit of claim 1 where the data strobe buffer comprises:

a pull up transistor operating responsive to the pull up control signal; and

a pull down transistor operating responsive to the pull down control signal.

8. A circuit, comprising:

25 a data strobe buffer capable of generating a data strobe signal responsive to pull up and pull down control signals;

a first latch capable of latching a pull up signal at a first node;

a second latch capable of latching a pull down signal at a second node;

30 a first logic circuit capable of generating the pull up signal responsive to an even data control signal and a preamble control signal; and

a second logic circuit capable of generating the pull down signal responsive to an odd data control signal.

9. The circuit of claim 8 where the first and second logic circuits operates responsive to first and second clock signals.

10. The circuit of claim 9 where the second clock signal is out of phase relative to the first clock signal.

11. The circuit of claim 8 where the data strobe buffer comprises:
a first inverter capable of inverting the pull up signal;
a second inverter capable of inverting the pull down signal;
a pull up transistor capable of generating the data strobe signal responsive to the inverted pull up signal; and
a pull down transistor capable of generating the data strobe signal responsive to the inverted pull down signal.

12. The circuit of claim 8
where the first latch includes a first inverter capable of inverting a latched pull up signal; and
where the second latch includes a second inverter capable of inverting a latched pull down signal.

13. The circuit of claim 8 where the first logic circuit comprises:
a logic gate capable of logically manipulating the even data control signal with a logic high level signal;
an inverter capable of inverting an output of the logic gate;
a first transmission gate capable of providing an output of the inverter as the pull up signal responsive to a first clock signal; and
a second transmission gate capable of providing a logic low level signal as the pull up signal responsive to the second clock signal.

14. The circuit of claim 8 where the second logic circuit comprises:
a first inverter capable of inverting the even data control signal;
a logic gate capable of logically manipulating an output of the first inverter with the preamble control signal;

a first transmission gate capable of providing an output of the logic gate as the pull down signal responsive to the first clock signal;

a second inverter capable of inverting the odd data control signal; and

a second transmission gate capable of providing an output of the second inverter as
5 the pull down signal responsive to the second clock signal.

15. The circuit of claim 8 where the even and odd data and preamble control signals operate responsive to a read command.

10